

3.7 HDL and verification basics

Name: _____ Class: _____ Date: _____

Total: 21 marks

KEY WORDS hardware description language

• synthesizable

• testbench

• simulation

• synthesis

Objective

Write synthesizable HDL for combinational and sequential blocks, write testbenches that check them exhaustively, and keep the simulation/synthesis boundary crisp.

1 Key knowledge and worked examples

■ Synthesizable describes hardware


A **hardware description language** (Verilog/VHDL) describes structure and behaviour. **Synthesizable** code becomes gates: **assign** expressions, **always @(*)** combinational, **always @(posedge clk)** sequential, **case/if** structure. Non-synthesizable constructs (**#delay**, **initial** in hardware, **wait**s) belong only to the **testbench** – the simulation-only harness that drives inputs and checks outputs.

```
module full_adder(input a, b, cin, output sum, cout);
    assign sum = a ^ b ^ cin;
    assign cout = (a & b) | (cin & (a ^ b));
endmodule
```

One module, one exhaustive testbench

```
module full_adder(
    input a, b, cin,
    output sum, cout);
    assign sum =
        a ^ b ^ cin;
    assign cout =
        (a & b) |
        (cin & (a^b));
endmodule
```

synthesizable module

all 8 combos: $\text{sum} + 2 \cdot \text{cout} = a + b + \text{cin}$ ✓

■ Worked example: the exhaustive testbench

```
module tb;
  logic a, b, cin, sum, cout;
  full_adder dut(.a(a), .b(b), .cin(cin), .sum(sum), .cout(cout));
  initial begin
    for (int i = 0; i < 8; i++) begin
      {a, b, cin} = i; #10;
      assert (2*cout + sum == a + b + cin)
        else $error("fail at %b", {a,b,cin});
    end
    $display("all 8 combinations pass");
  end
endmodule
```

Eight loops, one arithmetic invariant – the same exhaustive check the paper-and-Karnaugh route used in unit 3.2, now automatic. **Simulation** runs in time steps; **synthesis** maps the design to gates.

■ The boundary rules

- One driver per signal in synthesizable code (**assign** XOR **always**, not both).
- Sequential **always** blocks infer flip-flops – every path that leaves a value unchanged implies memory (that is how registers are meant to be inferred).
- The testbench may freely use delays, loops and **initial** – it never becomes hardware, so those constructs are safe THERE and only there.

2 Practice

2.1 Classify each as synthesizable or testbench-only: `#10;`, `assign y = a & b;`, `$display("hi");`, `always @(posedge clk) q <= d;`. [4]

2.2 Write one line of Verilog assigning `y` as the XOR of three inputs `a`, `b`, `c`. [2]

2.3 What does an `always @(posedge clk)` block whose body assigns `q <= d` infer in hardware? [2]

3 Exam-style questions

3.1 Write a synthesizable Verilog module `mux4` (4-to-1 multiplexer: inputs `d[3:0]`, selects `s[1:0]`, output `y`) using a `case` statement.

Then write the core of an exhaustive testbench for it (loop over the $16 \text{ data} \times 4 \text{ select}$ combinations is 64 cases; describe the loop and the expected-value check using the indexing `d[s]`). State why `d[s]` in the testbench is legitimate even though it never appears in the hardware. [7]

3.2 A module has:

```
always @(posedge clk) begin
    if (en) q <= d;
end
```

Explain what hardware this infers and why (the unchanged path implies memory). Then extend it to a 4-bit **left** shift register with serial input `sin` and enable `en`, and describe a three-cycle test that distinguishes it from a register that merely loads. [6]

Solutions

2.1

- `#10;` – testbench-only (delay).
- `assign y = a & b;` – synthesizable.
- `$display` – testbench-only.
- `always @(posedge clk) q <= d;` – synthesizable (D flip-flop).

2.2

- `assign y = a ^ b ^ c;`

2.3

- A D flip-flop: `q` takes `d` at each rising edge.

3.1

```
module mux4(input [3:0] d, input [1:0] s, output y);
  always @(*) begin
    case (s)
      2'b00: y = d[0];
      2'b01: y = d[1];
      2'b10: y = d[2];
      2'b11: y = d[3];
    endcase
  end
endmodule
```

- `case` over selects with one branch each.
- Testbench core:

```
for (int i = 0; i < 64; i++) begin
  {s, d} = i; #10;
  assert (y == d[s]) else $error("fail %b", {s,d});
end
```

- `d[s]` is legal in the testbench because the testbench is simulation code – variable indexing is a software convenience there; the HARDWARE implements the same truth through the `case`, and the testbench's job is only to check equivalence.

3.2

- It infers a D flip-flop with enable: `en` low assigns nothing, so `q` holds – memory.
- Shift-register extension: `always @(posedge clk) if (en) q <= {q[2:0], sin};` – the enable gates the whole assignment.
- Three-cycle test: reset `q = 0001`, then `sin = 1`, `en = 1` for three clocks: 0011, 0111, 1111 (the 1 marches left) vs 0001, 0001, 0001 load-only.