UNIVERSITY COMPUTER SCIENCE • EXERCISE SHEET

# 6.4 Memory hierarchy

Name: _____ Class: _____ Date: _____ **Total: 24 marks**

**KEY WORDS** direct-mapped cache • average memory access time

## Objective

Split addresses by the cache geometry and price misses with AMAT.

## 1 Key knowledge and worked examples

■ **The geometry**

4 KiB cache, 16-byte lines: 256 lines – offset 4 bits, index 8 bits, tag 20 bits; $0x4A8$ lands at offset 8, line 74 ✓.

■ **Worked example: AMAT**

AMAT = $1+0.02\times100 = 3$ cycles; halve the misses to 1% and AMAT = 2 – sensitivity is linear in misses ✓.

## 2 Practice

**2.1** An 8 KiB direct-mapped cache with 16-byte lines: give the index and offset widths. [3]

**2.2** Hit 1 cycle, miss ratio 5%, penalty 40 cycles: give the AMAT. [3]

**2.3** Name the two localities a hierarchy exploits. [3]

## 3 Exam-style questions

**3.1** A direct-mapped cache holds 2 KiB in 32-byte lines on a 32-bit address space.

Compute the line count, the offset, index and tag widths, and the slot of address $0x7CE$ (offset, index). State what happens when two hot blocks collide in one slot, and name the miss class. Compute AMAT for hit 1 cycle, miss ratio 4%, penalty 50 cycles. [8]

**3.2** Two scans of a $128 \times 128$ int array (16-byte lines, 4 ints per line, int = 4 bytes).

Scan A visits elements in row-major order; scan B visits column-major. Compute each scan's miss rate on compulsory grounds and state the AMAT multiplier between them (hit 1 cycle, penalty 40 cycles, miss ratio as computed). Explain why a bigger cache does not close the gap. [7]