

6(a)	1 mark for each correct description, max 2 marks <table border="1" data-bbox="368 185 1385 450"> <thead> <tr> <th data-bbox="368 185 544 248">Register</th><th data-bbox="544 185 1385 248">Role</th></tr> </thead> <tbody> <tr> <td data-bbox="368 248 544 383">ACC</td><td data-bbox="544 248 1385 383">stores the intermediate results of arithmetic and logical operations // holds the result of a calculation</td></tr> <tr> <td data-bbox="368 383 544 450">CIR</td><td data-bbox="544 383 1385 450">holds the instruction currently being decoded and/or executed</td></tr> </tbody> </table>	Register	Role	ACC	stores the intermediate results of arithmetic and logical operations // holds the result of a calculation	CIR	holds the instruction currently being decoded and/or executed
Register	Role						
ACC	stores the intermediate results of arithmetic and logical operations // holds the result of a calculation						
CIR	holds the instruction currently being decoded and/or executed						
6(b)	1 mark per bullet point, max 2 marks e.g. • Latency may be increased • ... because the cores must communicate with one another • There is a potential for dead-lock situations • ... where one core may wait for information from other cores which in turn are waiting for the first one • Not all software is designed to use multi-cores • ... so some of the additional cores would be idle • Increased heat generation • ... which could cause damage to other components						
6(c)	1 mark per bullet point, max 3 marks • DRAM requires to be refreshed/charged SRAM does not request a refresh • DRAM stores each bit as charge SRAM uses flip-flop to store each bit • DRAM is less expensive to manufacture SRAM is more expensive to manufacture • DRAM has slower access speeds SRAM has faster access times • DRAM has higher <u>storage/bit/data density</u> SRAM has lower storage/bit/data density • DRAM is used in main memory SRAM is used in cache						